



ALPHA & OMEGA
SEMICONDUCTOR

AOTF125A60FDL

600V, α MOS5™ N-Channel Power Transistor

General Description

- Proprietary α MOS5™ technology
- Low $R_{DS(ON)}$
- Optimized switching parameters for better EMI performance
- Enhanced body diode for robustness and fast reverse recovery



Applications

- PWM stages (LLC, PSFB,TTF) of Server, Telecom, Industrial, UPS, and Solar Inverters

Product Summary

V_{DS} @ $T_{j,max}$	700V
I_{DM}	56A
$R_{DS(ON),max}$	< 0.125Ω
$Q_{g,typ}$	48nC
E_{oss} @ 400V	6.8μJ

100% UIS Tested
100% R_g Tested



Orderable Part Number	Package Type	Form	Minimum Order Quantity
AOTF125A60FDL	TO-220F Green	Tube	1000

Absolute Maximum Ratings $T_A=25^\circ C$ unless otherwise noted			
Parameter	Symbol	Maximum	Units
Drain-Source Voltage	V_{DS}	600	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current ^A	I_D	14	A
$T_C=100^\circ C$		8	
Pulsed Drain Current ^C	I_{DM}	56	A
Avalanche Current ^C	I_{AR}	7.9	
Repetitive avalanche energy ^C	E_{AR}	31	mJ
Single pulsed avalanche energy ^G	E_{AS}	555	mJ
MOSFET dv/dt ruggedness	dv/dt	100	V/ns
Peak diode recovery dv/dt		20	V/ns
Power Dissipation ^B	P_D	52	W
Derate above $25^\circ C$		0.4	W/ $^\circ C$
Junction and Storage Temperature Range	T_J, T_{STG}	-55 to 150	$^\circ C$
Maximum lead temperature for soldering purpose, 1/8" from case for 5 seconds	T_L	300	$^\circ C$

Thermal Characteristics			
Parameter	Symbol	Maximum	Units
Maximum Junction-to-Ambient ^{A,D}	$R_{\theta JA}$	65	$^\circ C/W$
Maximum Junction-to-Case	$R_{\theta JC}$	2.4	$^\circ C/W$

Electrical Characteristics ($T_J=25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV_{DSS}	Drain-Source Breakdown Voltage	$I_D=250\mu\text{A}, V_{GS}=0\text{V}, T_J=25^\circ\text{C}$	600			V
		$I_D=10\text{mA}, V_{GS}=0\text{V}, T_J=150^\circ\text{C}$		700		
$BV_{DSS}/\Delta T_J$	Breakdown Voltage Temperature Coefficient	$I_D=10\text{mA}, V_{GS}=0\text{V}$		0.49		$\text{V}/^\circ\text{C}$
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=600\text{V}, V_{GS}=0\text{V}$			10	μA
		$V_{DS}=480\text{V}, T_J=125^\circ\text{C}$		40		
I_{GSS}	Gate-Body leakage current	$V_{DS}=0\text{V}, V_{GS}=\pm 20\text{V}$			± 100	nA
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{DS}=5\text{V}, I_D=250\mu\text{A}$	2.7	3.45	4.2	V
$R_{DS(\text{ON})}$	Static Drain-Source On-Resistance	$V_{GS}=10\text{V}, I_D=14\text{A}$		0.11	0.125	Ω
g_{FS}	Forward Transconductance	$V_{DS}=10\text{V}, I_D=14\text{A}$		23		S
V_{SD}	Diode Forward Voltage	$I_S=14\text{A}, V_{GS}=0\text{V}$		0.87	1.2	V
I_S	Maximum Body-Diode Continuous Current			14		A
I_{SM}	Maximum Body-Diode Pulsed Current ^C			56		A
DYNAMIC PARAMETERS						
C_{iss}	Input Capacitance	$V_{GS}=0\text{V}, V_{DS}=100\text{V}, f=1\text{MHz}$		3060		pF
C_{oss}	Output Capacitance			90		pF
$C_{o(er)}$	Effective output capacitance, energy related ^H	$V_{GS}=0\text{V}, V_{DS}=0 \text{ to } 480\text{V}, f=1\text{MHz}$		78		pF
$C_{o(tr)}$	Effective output capacitance, time related ^I			315		pF
C_{rss}	Reverse Transfer Capacitance	$V_{GS}=0\text{V}, V_{DS}=100\text{V}, f=1\text{MHz}$		0.7		pF
R_g	Gate resistance	$f=1\text{MHz}$		2.1		Ω
SWITCHING PARAMETERS						
Q_g	Total Gate Charge	$V_{GS}=10\text{V}, V_{DS}=480\text{V}, I_D=14\text{A}$		48		nC
Q_{gs}	Gate Source Charge			20		nC
Q_{gd}	Gate Drain Charge			9		nC
$t_{D(on)}$	Turn-On DelayTime	$V_{GS}=10\text{V}, V_{DS}=400\text{V}, I_D=14\text{A}, R_G=5\Omega$		32		ns
t_r	Turn-On Rise Time			32		ns
$t_{D(off)}$	Turn-Off DelayTime			54		ns
t_f	Turn-Off Fall Time			18		ns
t_{rr}	Body Diode Reverse Recovery Time	$I_F=14\text{A}, dI/dt=100\text{A}/\mu\text{s}, V_{DS}=400\text{V}$		180		ns
I_{rm}	Peak Reverse Recovery Current			17		A
Q_{rr}	Body Diode Reverse Recovery Charge			1.6		μC

A. The value of R_{aja} is measured with the device in a still air environment with $T_A=25^\circ\text{C}$.

B. The power dissipation P_0 is based on $T_{J(\text{MAX})}=150^\circ\text{C}$, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature $T_{J(\text{MAX})}=150^\circ\text{C}$. Ratings are based on low frequency and duty cycles to keep initial $T_J=25^\circ\text{C}$.

D. The R_{aja} is the sum of the thermal impedance from junction to case R_{jJC} and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using $<300\mu\text{s}$ pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink k , assuming a maximum junction temperature of $T_{J(\text{MAX})}=150^\circ\text{C}$. The SOA curve provides a single pulse rating.







G. $L=60\text{mH}, I_{AS}=4.3\text{ A}, R_G=25\Omega$, Starting $T_J=25^\circ\text{C}$.






H. $C_{o(er)}$ is a fixed capacitance that gives the same stored energy as C_{oss} while V_{DS} is rising from 0 to 80% $V_{(BR)DSS}$.

I. $C_{o(tr)}$ is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% $V_{(BR)DSS}$.

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at:
http://www.aosmd.com/terms_and_conditions_of_sale

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS

Figure 1: On-Region Characteristics

Figure 2: Transfer Characteristics

Figure 3: On-Resistance vs. Drain Current and Gate Voltage

Figure 4: On-Resistance vs. Junction Temperature

Figure 5: Break Down vs. Junction Temperature

Figure 6: Body-Diode Characteristics

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS

Figure 7: Gate-Charge Characteristics

Figure 8: Capacitance Characteristics

Figure 9: Coss stored Energy

Figure 10: Current De-rating (Note F)

Figure 11: Maximum Forward Biased Safe Operating Area (Note F)





TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS


Figure 12: Normalized Maximum Transient Thermal Impedance (Note F)

Gate Charge Test Circuit & Waveform

Resistive Switching Test Circuit & Waveforms

Unclamped Inductive Switching (UIS) Test Circuit & Waveforms

Diode Recovery Test Circuit & Waveforms
